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Abstract 
Low-frequency (1/f ) noise is studied in N-channel furnace solid phase crystallized (FSPC) and in 
laser solid phase crystallized (LSPC) polysilicon TFTs biased from weak to strong inversion. Noise 
analysis is supported by the theory of charge carrier trapping/detrapping at the interface tunnelling 
into gate oxide traps. 
The distribution of interface trap states (N
T
) is deduced from the number of carriers trapped into 
the oxide. Noise measurements for devices biased from weak to moderate inversion allow the 
determination of the distribution of deep level trap states associated with dangling bonds type 
defects (N
Tdb
); whereas measurements from moderate to strong inversion give the distribution of 
shallow level trap states (N
Tts
) associated with strained bonds defects. The noise analysis clearly 
shows that the slope of both exponential distributions equals to the reverse of the Meyer Neldel 
energy E
MN
  (0.035 eV and 0.055eV for FSPC and LSPC TFT respectively).  
For LSPC devices the resulting distribution of interface states (N
T
=N
Tdb
+N
Tts
) is one decade lower 
and it is attributed to the effects of the laser annealing on the active layer crystal quality. 
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I. INTRODUCTION 
Electrical properties in polysilicon thin film transistors (TFTs) are strongly controlled by 
trapping effect at defects both located within the bulk of the polysilicon active layer [1] and at the 
gate insulator/active layer interface. Two main causes of bulk defects are usually invoked: dangling 
bonds and strained bonds corresponding to deep and shallow level trap states into the band gap 
respectively. The energy distributions of the corresponding trap states (N
T
) are representative of 
both the gate oxide and the active layer qualities, and thus are related to the electrical properties of 
the devices. Two types of distributions are considered: Gaussian distribution with a maximum 
around the midgap (N
Tdb
) and exponential band tailing (N
Tts
) corresponding to dangling bonds and 
strained bonds type defects respectively [2,3]. Methods based on capacitance, resistivity, and 
conductance activation energy measurements exist to determine these distributions [4,5].  
More recently two approaches based on low frequency (1/f) noise measurements in polysilicon 
TFTs were proposed [6,7]. In this case, for N-channel polysilicon TFTs, 1/f noise is assumed to be 
due to carrier fluctuations usually modelled by carriers trapping/detrapping (T/D) from slow oxide 
traps located close to the interface. In the first study [6] a model taking into account additional 
fluctuations of the potential barriers height induced by the carriers trapping effect at the grain 
boundaries was suggested, and thus the average oxide and grain boundary trap densities were 
deduced.  In the second study [7], based on the tunnelling theory of carriers into oxide traps, a 
method to determine the energy distribution of the interface states into the band gap was presented. 
In these two studies it was shown that 1/f noise level is strongly dependent on both interface and 
active layer qualities, and thus on fabrication process parameters. Therefore 1/f noise 
measurements can be used as a diagnostic tool to qualify TFT technology. However, the separated 
contributions of N
Tdb
 and N
Tts
 on the 1/f noise level in relation with the interface quality were not 
clearly demonstrated. 
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We present a study of 1/f noise level on polysilicon TFTs biased from weak to strong 
inversion. Analysis is based on carriers T/D from oxide traps and the separated contributions of 
deep and shallow level trap states on the resulting energy distribution of interface states in relation 
with the crystal quality of the active layer is presented. In addition, a direct relation with the Meyer 
Neldel effect [8] of N
Tdb
 and N
Tts
 is demonstrated, and it constitutes an improvement in the 
determination of the interface states distribution. 
 
II. DEVICE AND EXPERIMENT DESCRIPTIONS 
1/f noise is analysed on TFTs issued from two low-temperature (≤ 600°C) technologies: 
Furnace Solid Phase Crystallized (FSPC) polysilicon TFTs and Laser Solid Phase Crystallized 
(LSPC) polysilicon TFTs. 
Devices are fabricated on glass substrate. A thick APCVD (Atmospheric Pressure Chemical 
Vapour Deposition) SiO
2
 layer is first deposited to prevent a possible contamination from the 
substrate because of severe thermal annealing during the fabrication process. FSPC TFTs (see fig. 
1. a) are elaborated with one poly-Si layer: the upper part is heavily in-situ n-type doped (source 
and drain regions), and the bottom part is undoped and is dedicated to the active layer. LSPC TFTs 
(see fig. 1. b) are fabricated with two poly-Si layers: the active layer is built in the undoped layer, 
whereas an in-situ n-type doped layer constitutes source and drain regions. For the two types of 
TFTs the polysilicon layers are deposited by LPCVD (Low Pressure-CVD) technique and are 
crystallized by a FSPC thermal annealing in vacuum at 600°C. For LSPC structures an additional 
SPC thermal annealing of the active layer is carried out by using a scan of an Ar laser beam. Laser 
annealing parameters, power beam (P=4.8W) and scan speed (v=70mm/s), were adjusted to limit 
contamination of the active layer from the glass substrate. Under these conditions the active layer 
remains in solid phase and does not present a high degree of crystal quality as usually provided by 
other types of laser crystallization processes. Moreover, a possible contamination from the glass 
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substrate has been reported in such laser annealed polysilicon layer [9]. The gate insulator is made 
of a SiO
2
 layer deposited by atmospheric pressure CVD (APCVD) technique at 390°C and 
annealed in nitrogen ambient for densification. The thickness of the gate oxide is 60nm and 50nm 
in SPC TFT and in LSPC TFT respectively. Electrodes are made of thermally evaporated 
aluminium. Finally, the devices were annealed into forming gas at 390°C.  
Noise measurements are carried out in a shielded environment by using a low noise 
transimpedance amplifier (EG&G 5182, 15fA/
Hz
) connected to the source electrode, followed 
by a low noise voltage amplifier (EG&G 5113, 4nV/
Hz
) and a HP 3562A dynamic signal 
analyzer.  A HP 4156 B semiconductor parameter analyzer is used for static drain current 
measurements. All tested devices are biased in the linear mode (V
DS
=300mV) and operating from 
weak to strong inversion. 
 
III-THEORETICAL ANALYSIS 
It is widely admitted that in MOS transistors 1/f noise is due to channel conductivity 
fluctuation. Two mechanisms are proposed to explain it: i) carrier number fluctuation (∆N model) 
or ii) carrier mobility fluctuation (∆µ model). ∆N model is based on carriers Generation-
Recombination (G-R) processes at defects. In this case 1/f noise is explained as a superposition of 
G-R spectra with a distribution of time constant associated with carriers trapping/detrapping 
processes into the gate oxide. This noise model was first suggested by Mc Worther [10]. ∆µ model 
describes mobility fluctuation due to scattering mechanisms of carriers in homogeneous samples of 
high crystal quality, and it is proposed by Hooge [11]. There have been ample discussions 
concerning the origin of the 1/f noise but they have not been decisive. Some effects can be 
explained by either models, but none of them can be definitively excluded.  
 
 A. Carriers trapping/detrapping process at oxide traps 
5 
It is widely admitted that low frequency noise in N-channel MOS transistors is due to carrier 
fluctuations. In this case, it can be described by the usual Hooge empirical relation of the 
normalized noise spectral density: 
fN
α
N
S
I
S
2
N
2
DS
S
D
I
==         (1)             
where S
IDS
 is the drain current power noise spectra density, S
N
  the carrier number power noise 
spectra density,  I
DS
 the drain current, α the noise parameter and N the free carrier number. In 
addition, according to the G-R model the low frequency noise due to carrier fluctuations is 
described by [12]: 
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with f the frequency and τ
0
 (τ
1
) the lower (upper) limit of time constants involved in the carriers 
T/D processes at defects. In this case 1/f noise spectrum is obtained for 1/τ
1
<<f<<1/τ
0
 it means for 
long time constant τ
1
 (see fig. 2. a). For carriers T/D at SiO
2
/poly-Si interface followed by 
tunnelling into oxide traps (see fig. 2. b) the time constant τ is expressed as 
τ=τ
0
exp(y/λ)exp((Ε
C
−Ε)/kT) with λ is the tunnel attenuation distance (≈0.1nm) and τ
0
~10
-10
s [13]. 
In this case maximum time constant τ1 can be very long. For example, considering that maximum 
value of E
C
-E can be half polysilicon band gap (0.56eV), and with y=2nm (typical oxide depth for 
simulated low frequency noise at f=1Hz) [13], τ1 ~10
6
s. For carriers T/D at defects in the bulk of 
the polysilicon active layer τ =τ
0
exp((Ε
C
−Ε)/kT, and the maximum time constant is much shorter 
(τ1 ~0.003s). In this case, bulk trap contribution cannot explain the 1/f noise spectra of SIDS/I
2
DS
 
measured for 1Hz≤f≤300Hz (0.03s≤τ≤1s) on both FSPC and LSPC TFTs biased from weak to 
strong inversion (see fig. 2 in ref [14]). Therefore, our 1/f noise analysis is supported by the theory 
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of carriers T/D processes at the interface tunnelling into gate oxide traps located close to the 
interface (Mc Worther model) related to long time constants.  
Previous theoretical study [15] on the relevance of the Mc Worther model showed that 
theoretical behaviour of noise parameter α versus the gate voltage does not correspond to whose 
usually measured for crystalline MOS transistors. However, in the case of polysilicon TFTs, a 
previous experimental study [16] showed that α measurements follow theoretical predictions, and 
thus our noise analysis is based on the corresponding theoretical calculations α reported in ref [15].  
In this study, calculations of α are carried out by considering the effective number m* defined 
by 1/m
*
=1/m+1/(M-m) with m the number of trapped carriers into the oxide and M the number of 
traps uniformly distributed into the gate oxide. The number m is both controlled by the number of 
traps at the interface n
t
, the oxide depth y, and the inversion free carrier number N. So, m can be 
expressed as ( ) ( ) ( ) ( )NEnffyyEm
ttt
−λ−= 1/exp, , with f
t
=1/(1+exp((E-E
F
)/kT)) the Fermi factor, 
E
F
 the Fermi level energy and E the trap energy [12]. Considering M(E)=m(E,y)×exp(y/λ) and 
( ) ( ) ( )( )λ−−= /exp1,,* yyEmyEm , therefore the average value of m* is:  
( ) ( ) ( ) ( ) ( )( ) ( ) ( )
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with t
ox
 the thickness of the gate oxide (typically>>λ). 
Furthermore it has been reported that [15]: 
i) for m*<<N, it means from weak to moderate inversion (at low gate voltages), trap occupancy is 
small and α increases as E
F
 increases into the lower part of the band gap following the N/m
*
 ratio 
and: 
ox
*
tm
Nλ
4α ≈             (4) 
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ii) for m*>>N, it means from moderate strong inversion (at high gate voltages), trap occupancy is 
high and α decreases as E
F
  increases into the upper part of the band gap following the m
*
/N ratio 
and: 
ox
*
Nt
λm
α ≈            (5)  
with m
*
(≈M-m) acting as the trapping centre number.  
A previous experimental study of 1/f noise on polysilicon TFTs reported the validity of these 
theoretical results [16]. Our analysis is supported by relations (4) and (5) for the determination 
from n
t
(E) of the interface states energy distribution as described in the next section. 
 
B. Interface trap states distribution 
For the calculation of the interface trap states distribution in the TFTs, we assumed that the free 
carrier number N≈N
C
WLt
si
exp((E
F
-E
C
)/kT) with N
c
 (~10
19
cm
-3
) the effective density of states into 
the conduction band, W(L) the width(length) of the channel and t
si
 (=150nm for FSPC TFT and 
=100nm for FSPC TFT) the thickness of the active layer. Moreover, considering that when E ≤ E
F
 
trap occupancy is high, in dynamical equilibrium E
C
-E
F
≈E
A
-(E
F
-E) (see fig 2. b), thus  
Nf
t
(1-f
t
)=(N
C
WLt
si
)exp(-E
A
/kT)(1+exp((E-E
F
)/kT))
-2
. Then the calculation of n
t
 is possible and the 
corresponding interface trap states distribution N
T
 (cm
-2
 eV
-1
) can be deduced considering traps 
within an energy band kT around the Fermi level (1+exp((E-E
F
)/kT)~2) by stating N
T
=n
t
/(WLkT).  
Therefore, because thermal activation energy associated with T/D process is E
A
=E
C
-E, then for 
high values of E
A
 (low gate voltages) according to (2), (3) and (4) we deduce:  
( ) ( ) 





≈
kT
E
S
I
kTtfNWL
EN
A
DS
I
DS
siC
Tdb
exp
32
2
2
        (6) 
In addition, for low values of E
A
 (high gate voltages) according to (2), (3) and (5), we obtain: 
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These two relations allow the calculation of the interface trap states distribution from E
A
 and 
S
IDS
/I
2
DS
 both deduced from measurements of I
DS
 and S
IDS
 at various gate voltages. Significant 
values of N
Tdb
 correspond to deep level trap states distribution (high values of E
A
) assumed to be 
related to dangling bond type defects, whereas N
Tts
 significant values correspond to shallow level 
ones (low values of E
A
) associated with strained bond defects (band tailing). Thus the resulting 
interface trap states distribution (N
T
) is N
T
= N
Tdb 
+ N
Tts
. 
 
IV. EXPERIMENTAL ANALYSIS  
A. Temperature dependence 
Previous experimental studies [17,18] reported that the static drain current I
DS
 and the 1/f noise 
drain current spectral S
IDS
, for TFTs biased from weak to strong inversion, (ie from sub- to above- 
threshold region) are thermally activated both following the empirical Meyer Neldel (MN) rule [8] 
according to: 
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with E
MN
 the MN characteristic energy, V
0
 the gate voltage corresponding to the minimum of the 
drain current on the transfer characteristics plotted in a semi-logarithmic scale, and β
0
(V
DS
) the 
transconductance. Meyer Neldel effect is related to the multiple trapping processes of carriers [19], 
and in our case it is assumed to be the dominant carrier transport mechanism mainly occurring at 
the interface along the channel. It was also reported that the E
MN
 could act as a factor of merit of 
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the quality of the polysilicon active layer depending on the process fabrication parameters such as 
pressure deposition [17]. Moreover, it was shown that E
NM
 is related to exponential distribution of 
tail states [20], and that its slope becomes steeper as E
MN
 decreases [21]. In addition, study of 
numerical simulation of static drain current showed that MN effect is mainly controlled by the trap 
distribution associated with defects located at the gate insulator/active layer interface [22]. Values 
of E
MN
 parameters are mentioned in the table I for FSPC and LSPC TFTs, and the plots of the 
corresponding activation energies versus the gate voltage are reported in the figure 3. 
 
B. Results 
Plots of I
DS
=f(V
GS
) and S
IDS
/I
2
DS
=f(I
DS
)
 
of the studied devices (operating in the linear mode) are 
displayed in the figures 4 and 5 respectively. The corresponding interface trap states distributions 
are then calculated according to (6) and (7) and reported in a semi logarithmic scale in the figure 6. 
The resulting interface trap states distributions N
T
 exhibits a linear increase for shallow level traps 
(strained bonds type defects) and a linear decrease for the deep levels into the band gap (dangling 
bonds type defects). The expected maximum of the deep states distribution usually depicted around 
the midgap is not observed and should be extrapolated. Indeed, the maximum of N
T
 corresponds to 
the maximum value of E
A
 measured around the minimum value of I
DS
 (ie below 10
-9
A) but noise 
measurements for devices biased at such low level of the drain current is difficult. Furthermore, for 
LSPC TFTs plot of N
T
 shows a deviation from exponential distribution versus activation energy at 
shallow trap levels (fig 6. (b)). This can be explained by the (source/drain) access resistances 1/f 
noise contribution at high gate voltage (low activation energy). Indeed, this contribution is 
particularly pronounced for LSPC device due to the existing active layer/source(drain) region 
interface, that does not appear in FSPC TFTs, and acting as additional source of noise [23]. 
Moreover, previous work [24] reported that at high gate voltages the access resistances noise 
contribution (S
Rac
) dominates channel noise, whereas the resistance of the channel (R
c
) is still 
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higher than the value of the total access resistance (R
ac
). Under these conditions, in the linear 
mode, the total resistance (R) is R=R
c
+R
ac
,≈R
c
 and the resistance power spectra density (S
R
) is 
S
R
=S
Rc
+S
Rac
≈S
Rac
, with S
Rac
 non dependant on the gate voltage. Thus, the normalized noise 
becomes S
IDS
/I
2
DS
=S
R
/R
2
∝exp(-2(E
A
/kT-E
A
/E
MN
)), whereas S
IDS
/I
2
DS
∝exp(E
A
/kT-E
A
/E
MN
) without 
access resistances noise contribution. Therefore, determination of N
T
 considering the access 
resistance noise contribution gives, according to (7), an exponential distribution at shallow trap 
levels with a lower slope for LSPC TFTs (fig. 6 (b)). Because our model is based on the 
domination of the channel noise, it is not applicable for determination of shallow level interface 
trap states distribution in the case of access resistances noise contribution within TFTs at high gate 
voltages. 
In order to avoid this discrepancy in determination of N
Tts
, improved formulation can be given 
by injecting (8) and (9), into (6) and (7). Therefore, with E
A
=E
C
-E (see fig. 2. b) (6) and (7) 
respectively become: 
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with N
Tts0
=8(t
ox
/λ)2fN
C
t
si
S
IDS0
/(I
2
DS0
kT). In this case the determination of the resulting interface 
states distribution given by (10)+(11) can be deduced from measurements of the drain current 
activation energy at different gate bias, and from the saturated value of the normalized drain 
current noise spectra, S
IDS0
/I
2
DS0
, measured at high gate bias (ie for E
A
<<kT) (see inset of the fig. 
5). Furthermore, these two relations show the direct dependence of the interface trap states density 
on the MN characteristic energy, and valid the results of the numerical simulation of the static 
conduction in polysilicon TFTs reporting the strong dependence of the MN effect on the trap states 
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distribution related to defects located at the interface [22]. In addition, equations (10) and (11) 
agree with the two exponential distributions of trap state model used for the theoretical studies to 
correlate the Meyer Neldel effect with the statistical shift of the Fermi level within the density of 
states distribution [20,25]. 
In the figure 7 plots of the resulting interface states densities deduced from (10)+(11) are 
reported with those obtained according to (6)+(7) for the two types of TFTs. By applying (10) and 
(11) we can observe a good agreement with (6) and (7) except at shallow levels for LSPC TFTs 
(because of the access noise effect as previously mentioned). Differences in values of N
T
 between 
the two methods of calculations is less than one decade and can be explained by induced estimation 
errors such as geometry (W, L, t
ox
) and E
MN
 parameters. In addition, because measurements from 
static drain current activation energy is possible at low current level corresponding to high 
activation energy values (see fig. 3 and 4), determination of N
T
 given by (10) and (11) allows a 
calculation over a larger range of trap levels, and more particularly close to the midgap. The results 
highlight that the density of the interface states is significantly lower for LSPC devices, and more 
particularly for deep states into the band gap corresponding to a lower density of dangling bonds 
type defects. This result is attributed to a better quality of the interface in relation with the 
improved crystal quality of the active layer due to the laser annealing.  
In polysilicon films, the energy distribution of trap states can be modelled by the sum of a deep 
level Gaussian distribution N
ds
(E) with a maximum at energy E
t
 near the midgap, and an 
exponential-like N
ts
(E) band tail near the conduction band edge following [2,3]: 
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where N
d
 is the total trap density per unit area, s
d
 the standard deviation of the Gaussian 
distribution, N
s
 and T
s
 the characteristic parameters of the exponential trap distribution. These 
distributions can be related to distributions given by (10) and (11). Indeed, for shallow level 
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interface trap states distribution, parameters are clearly linked by standing N
S
=N
Tts0
 and kT
s
=E
MN
. 
For deep level interface trap states distribution the link is less evident, but considering the 
maximum of the distribution (N
Tdbmax
) close to the midgap, it means with E
A
=E
C
-E≈E
G
/2 
(≈0.56eV), thus N
Tdbmax
=N
Tdb0
exp(E
G
/(2E
MN)
)=N
d
/(
d
spi2 ). As S
IDS0
/I
2
DS0 
and E
MN 
parameter 
values depend on process fabrication parameters [17], it shows the link of the interface deep state 
distribution parameters with the gate insulator interface and the active layer qualities. For our 
studied devices, N
Tts0
 and N
Tdbmax
 were estimated according to (10) and (11) and are summarized in 
the table I. The values are convenient with previous published results [2, 3].  
These results show the dependence of the shape of the interface trap states distribution on the 
E
MN
 parameter in relation with the quality of the interface. Our study validates the steeper slope of 
the exponential tail state distribution as E
MN
 decreases as previously reported [2,21]. In addition, it 
confirms i) the change of E
MN
 value in function of the polysilicon active layer quality [17], and ii) 
the strong influence of the interface trap states distribution on the Meyer Neldel effect for the drain 
current thermal activation [22]. 
 
IV. CONCLUSION 
In this experimental analysis of the 1/f noise we emphasized the influence of the interface 
quality in polysilicon TFTs on specific description of noise. A new method is proposed to 
determine the energy distribution of the interface trap states in polysilicon TFTs from the 1/f noise 
measurements. It is based on the variations of the normalized drain current spectral density with 
the gate voltage. Two regimes of variations are considered corresponding respectively to the weak 
and the strong inversion regions. 
1/f noise spectrum at low frequency is explained by the domination of the carriers 
trapping/detrapping process from defects located at the interface tunnelling into oxide traps. The 
contributions of related band tailing (strained bonds) and dangling bonds interface defects are 
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separately estimated. Quantitative dependence, in relation with the interface quality, and thus with 
the TFT-technology, on the Meyer Neldel energy parameter of the two corresponding exponential 
distributions is shown. For LSPC TFT, both tails and dangling bonds states distributions are wider 
because of a higher Meyer Neldel energy, and the resulting interface trap states density is one 
decade lower than for FSPC TFT due to the effect of the laser annealing on the crystal quality of 
the active layer. 
The study confirms the validity of the tunnelling theory of trapped carriers into the gate oxide 
(Mc Worther theory) to explain 1/f noise in polysilicon TFTs. 
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Table caption 
 
 
 
Table I: summary of interface state distribution parameters for the FSPC and the LSPC TFTs. 
 E
MN
  
(eV) 
N
Tts0  
(cm
-2
 eV
-1
) 
N
Tdbmax
 
  
(cm
-2
 eV
-1
) 
FSPC TFT 0.035 ~10
15
 ~8×10
13
 
LSPC TFT 0.055 ~10
13
 ~3×10
11
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Figure captions 
 
Figure 1: Cross section of the tested devices: (a) FSPC TFT, (b) LSPC TFT 
 
Figure 2: (a) Schematic theoretical low frequency noise spectrum for G-R model: 1/f noise 
spectrum (dotted line) can be obtained for long time constant τ
1
 associated with T/D processes of 
carriers into slow oxide traps.  (b) Band bending at the interface in N-channel MOS transistor 
under a positive gate voltage; dotted lines illustrate trapping/detrapping process of carrier 
tunnelling into the oxide trap energy E. A shallow traps levels close to the conducting band, B deep 
trap levels around the midgap. 
 
Figure 3: Plots of E
A
 versus V
GS
 the FSPC and LSPC TFTs. 
 
Figure 4:  Transfer characteristics plotted in the linear mode (V
DS
=300mV) of the tested FSPC 
TFTs  (W/L=30µm/10µm) and the LSPC TFTs (W/L=80µm/60µm). 
 
Figure 5: Normalized drain current noise spectral density versus drain current for: (a) FSPC TFTs, 
(b) LSPC TFTs, (f=10 Hz, V
DS
=300mV). Inset: same plots in semi logarithmic scale. 
 
Figure 6: Plots of the interface trap state densities deduced from (5) and (6) for: (a) FSPC TFTs, 
(b) LSPC TFTs. 
 
Figure 7: Plots of the interface trap state distributions deduced from noise measurements given by 
(5)+(6) and by (9)+(10) for  FSPC and LSPC TFTs. Dotted plots: extrapolated interface trap state 
distributions deduced from static drain current activation energy given (9)+(10). 
